Abstract

The present invention relates to a circuit arrangement having a load transistor (T1) and a current sensing transistor (T2) coupled to the load transistor (T1), wherein a switch arrangement (S) having at least one first switch (S1; S1a, S1b) is connected downstream of the current sensing transistor (T2) in order to connect the current sensing transistor (T2) to a first or second evaluation circuit (BL1, BL2) depending on a control signal.

Figure 2

List of reference symbols

-	Vdd		Supply potential
	IN		Input terminal
5	D		Drain terminal
	G		Gate terminal
	S		Source terminal
A	UDS1, UDS2	Drai	n-source voltage
, .	Uref		Reference voltage
1 0	K1		Comparator
	P11, 21, P12	Term	inal pins
	BD		Bonding wire
	Z_{L}		Load
	BL1, BL2	Eval	vation circuits
with wife	IC1, IC2	Inte	grated circuits
	Us1		First current signal
•	Rs		Current sensing resistor
	K2 /	/	Comparator
	T2		Transistor
20	Sla, Slb	Tran	sistors
	R1, R2		Resistors
	T 4		Resistor
	Us2		Second current signal